Return to Article Details Design of an Area efficient BISR scheme For Multiple Memories Download Download PDF