T. Kavitha, “Design of fully scalable reconfigurable parallel architecture for the computation of approximate DCT”, Ijicse, vol. 4, no. 1, Apr. 2017.