T. Kavitha. (2017). Design of fully scalable reconfigurable parallel architecture for the computation of approximate DCT. International Journal of Innovative Computer Science & Engineering, 4(1). Retrieved from https://ijicse.in/index.php/ijicse/article/view/83